

## U.S. UTILITY Patent Application

O.I.P.E.		PATENT DATE
SCANNED	Q.A.	

APPLICATION NO. 09/880458	CONT/PRIOR D	CLASS <del>710</del>	SUBCLASS	ART UNIT <del>2482</del>	EXAMINER V. TAN
------------------------------	-----------------	-------------------------	----------	-----------------------------	--------------------

## APPLICANTS

Roger May  
Igor Kostarnov  
Edward Flaherty  
Mark Dickinson

326 39+ 2819  
Claimed invention is directed to multicasting.  
Processing logic circuit interconnections with shroud pins

**TITLE**

I/O circuitry shared between processor and programmable logic portions of an integrated circuit

[illegible]

<input type="checkbox"/> <b>TERMINAL DISCLAIMER</b>	<b>DRAWINGS</b>		<b>CLAIMS ALLOWED</b>	
	Sheets Drwg.	Figs. Drwg.	Print Fig.	Total Claims
<input type="checkbox"/> The term of this patent subsequent to _____ (date) has been disclaimed.  <input type="checkbox"/> The term of this patent shall not extend beyond the expiration date of U.S Patent. No. _____  <input type="checkbox"/> The terminal _____ months of this patent have been disclaimed.	_____ (Assistant Examiner) _____ (Date)		<b>NOTICE OF ALLOWANCE MAILED</b>	
	_____ (Primary Examiner) _____ (Date)		<b>ISSUE FEE</b>	
			Amount Due	Date Paid
	_____ (Legal Instruments Examiner) _____ (Date)		<b>ISSUE BATCH NUMBER</b>	

**WARNING:**

**WARNING:** The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368. Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.

Form **PTO-436A**  
(Rev. 6/99)

FILED WITH: ☒ DISK (CRF) ☐ FICHE ☐ CD-ROM  
(Attached in pocket on right inside flap)

(FACE)